In recent years, with the development of data communication and internet services such as electronic commerce, informational security becomes very important problem. In informational security, public key cryptosystems are often used. Especially, RSA encryption scheme which is the most popular cryptosystem requires high-speed and high-precision arithmetic operations over 2048-digits. In conventional binary form, it is difficult to realize high-speed operation for very high-precision because of carry propagations. To solve this problem, there are redundant representations such as SD (Signed Digit) number. We can perform arithmetic operations without carry propagations by the use of redundant representations.
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By the way, modular exponentiation is often used for public key cryptosystems. Since modular exponentiation is achieved by repeated modulo multiplications, to realize a high-speed modulo multiplier is very important. Some modulo multipliers based on division-during-multiplication and Montgomery modular multiplication methods have been proposed. However in these modulo multipliers, the longest delay paths are increased because they can not perform multiplications and residue calculations simultaneously.
In this paper, we propose a new modulo multiplier suitable for repeated operations using redundant representations. First, we consider a computation rule for radix-2 modulo multiplications. In radix-2 operations, we show two methods to calculate (2 i−1 mod n) from (2 i mod n) and decide product digits sequentially from upper side. These methods make it possible to perform (2 i−1 mod n) and multiplications simultaneously. Second, we attempt to apply these methods to radix-4 operations which enables us to reduce clock cycles by only shift and sign change. We propose some structures to perform each part efficiently for radix-4 modulo multiplications. The high-speed redundant binary adder/subtractor which we have already proposed is applied to these structures. By using this adder/subtractor, the longest delay path of this modulo multiplier becomes very short. This structure can perform repeated modulo multiplications without divisions for representing each input and output by N + log 2 N digits, where N is the digit size of modulus. An example of modulo multiplication for radix-4 is shown in Fig.1 and a whole structure is shown in Fig.2 . Finally, by using PARTHENON which is a design system for VLSI, this modulo multiplier is designed and evaluated. As a result, we show the speed of this proposed modulo multiplier becomes over 2.5 times as compared with the conventional structures. Tadamichi Kudou * , Non-member, Yoshitaka Tsunekawa * , Member, Masayuki Suzuki * , Non-member
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